Beni Yoshida, Caltech & KITP, Classification of SPT phases, gapped boundaries and fault-tolerant logical gates

Schedule Jun 18, 2015 Classification of SPT phases, gapped boundaries and fault-tolerant logical gates Beni Yoshida, Caltech & KITP